

RAM Mapping 32x4 LCD Controller for I/O MCU

Features

- Operating voltage: 2.4V ~ 5.2V
- Built-in 256kHz RC oscillator
- External 32.768kHz crystal or 256 kHz frequency source input
- Selection of 1/2 or 1/3 bias, and selection of 1/2 or 1/3 or 1/4 duty LCD applications
- Internal time base frequency sources
- Two selectable buzzer frequencies (2kHz/4kHz)
- Power down command reduces power consumption
- Built-in time base generator and a WDT
- Time base or WDT overflow output
- 8 kinds of time base/WDT clock sources

- 32x4 LCD driver
- Built-in 32x4 bit display RAM
- 3-wire serial interface
- Internal LCD driving frequency source
- Software configuration feature
- Data mode and command mode instructions
- R/W address auto increment
- Three data accessing modes
- VLCD pin for adjusting LCD operating voltage
- HT1621B: 48-pin SSOP48/LQFP48 packages
- HT1621B: 44-pin LQFP44 packages
- HT1621D: 28-pin SKDIP28 package
- HT1621G: 48-pad Gold bumped chip

General Description


The HT1621 is a 128 pattern (32x4), memory mapping, and multi-function LCD driver. The S/W configuration feature of the HT1621 makes it suitable for multiple LCD applications including LCD modules and display sub-systems. Only three or four lines are required for the interface between the host controller and the HT1621. The HT1621 contains a power down command to reduce power consumption.

Selection Table


HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626
СОМ	4	4	8	8	8	8	16
SEG	32	32	32	32	48	64	48
Built-in Osc.	_	\checkmark	\checkmark	—	\checkmark	\checkmark	
Crystal Osc.		\checkmark	_	\checkmark	\checkmark	\checkmark	



Block Diagram



Note: CS:chip selection BZ, BZ: Tone outputs WR, RD, DATA: Serial interface COM0~COM3, SEG0 ~SEG31:LCD outputs IRQ: Time base or WDT overflow output





Ta=25

Absolute Maximum Ratings

Supply Voltage	$V_{\rm SS}$ –0.3V to $V_{\rm SS}$ +5.5V
----------------	--

Storage Temperature50	to 125
Operating Temperature40	to 85

Input Voltage.....V_SS –0.3V to V_DD +0.3V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Cumple al	Deveryotar	Test Co	onditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	IVIIII.			
V _{DD}	Operating Voltage	_	—	2.4	_	5.2	V
I _{DD1}	Operating Current	3V	No load/LCD ON		150	300	μA
		5V	On-chip RC oscillator		300	600	μA
I _{DD2}	Operating Current	3V	No load/LCD ON		60	120	μA
		5V	Crystal oscillator	_	120	240	μA
I _{DD3}	Operating Current	3V	No load/LCD ON	_	100	200	μA
		5V	External clock source		200	400	μA
I _{STB}	Standby Current	3V	No lood. Dower down mode	_	0.1	5	μA
		5V	 No load, Power down mode 		0.3	10	μA
V _{IL} Input Low Voltage	Input Low Voltage	3V		0	_	0.6	V
		5V	DATA, WR, CS, RD	0	—	1.0	V
V _{IH} Input High Voltage	3V		2.4	_	3.0	V	
		5V	DATA, WR, CS, RD	4.0	—	5.0	V
I _{OL1}	DATA, BZ, BZ, IRQ	3V	V _{OL} =0.3V	0.5	1.2	_	mA
		5V	V _{OL} =0.5V	1.3	2.6	_	mA
I _{OH1}	DATA, BZ, BZ	3V	V _{OH} =2.7V	-0.4	-0.8	_	mA
		5V	V _{OH} =4.5V	-0.9	-1.8	—	mA
I _{OL2}	LCD Common Sink Current	3V	V _{OL} =0.3V	80	150	—	μA
		5V	V _{OL} =0.5V	150	250	—	μA
I _{OH2}	LCD Common Source Current	3V	V _{OH} =2.7V	-80	-120	—	μA
		5V	V _{OH} =4.5V	-120	-200	—	μA
I _{OL3}	LCD Segment Sink Current	3V	V _{OL} =0.3V	60	120	_	μA
		5V	V _{OL} =0.5V	120	200	_	μA
I _{OH3}	LCD Segment Source Current	3V	V _{OH} =2.7V	-40	-70	_	μA
		5V	V _{OH} =4.5V	-70	-100	_	μA
R _{PH}	Pull-high Resistor	3V	DATA, WR, CS, RD	60	120	200	kΩ
		5V		30	60	100	kΩ




HT1621B

A.C. Characteristics

Ta=25

A.C. Characteristics					la=25		
Benerington	Test Conditions			Terre	11		
Parameter	V _{DD}	Conditions	IVIIN.	тур.	wax.	Unit	
System clock	—	On-chip RC oscillator		256	_	kHz	
System clock	_	Crystal oscillator	_	32.768	_	kHz	
System clock	—	External clock source	—	256	—	kHz	
	—	On-chip RC oscillator	_	f _{SYS1} /1024	_	Hz	
LCD Clock	_	Crystal oscillator	—	f _{SYS2} /128	_	Hz	
	_	External clock source	—	f _{SYS3} /1024	—	Hz	
LCD Common Period	—	n: Number of COM	—	n/ f _{LCD}	_	s	
Seriel Data Cleak (M/P nin)	3V	Duty avala 50%	4	—	150	kHz	
Senai Data Clock (WR pin)	5V	Duty cycle 50 %	4	—	300	kHz	
Serial Data Clock (RD pin)	3V	Duty avala 50%	—	—	75	kHz	
	5V	Duty cycle 50%		—	150	kHz	
Tone Frequency	—	On-chip RC oscillator	—	2.0 or 4.0	—	kHz	
Serial Interface Reset Pulse Width (Figure 3)	_	CS	_	250	_	ns	
	3V	Write mode	3.34	_	125		
		Read mode	6.67	—	_	μs	
(5V	Write mode	1.67	—	125		
		Read mode	3.34	—	_	μs	
Rise/Fall Time Serial Data Clock Width (Figure 1)	_	—	_	120	_	ns	
Setup Time for DATA to WR, RD	—	—	—	120	—	ns	
Clock Width (Figure 2)							
Hold Time for DATA to WR, RD	—	—	—	120	—	ns	
Clock Width (Figure 2)							
Setup Time for CS to WR, RD	—	—	—	100	—	ns	
Clock Width (Figure 3)							
Hold Time for CS to WR, RD	—	-	—	100	_	ns	
Clock Width (Figure 2)							
	Parameter System clock System clock System clock LCD Clock LCD Common Period Serial Data Clock (WR pin) Serial Data Clock (RD pin) Tone Frequency Serial Interface Reset Pulse Width (Figure 3) WR, RD Input Pulse Width (Figure 1) Rise/Fall Time Serial Data Clock Width (Figure 1) Setup Time for DATA to WR, RD Clock Width (Figure 2) Hold Time for CS to WR, RD Clock Width (Figure 3) Hold Time for CS to WR, RD Clock Width (Figure 3)	ParameterV_DDSystem clock—System clock—System clock—LCD Clock—LCD Clock—LCD Common Period—Serial Data Clock (WR pin)3VSerial Data Clock (RD pin)3VSerial Data Clock (RD pin)3VSerial Interface Reset Pulse—WR,RD Input Pulse Width (Figure 1)3VSetup Time for DATA to WR,RD Clock Width (Figure 2)—Hold Time for DATA to WR,RD Clock Width (Figure 3)—Hold Time for CS to WR,RD Clock Width (Figure 3)—Hold Time for CS to WR,RD Clock Width (Figure 3)—	$\begin{tabular}{ c c c c c } \hline Test Conditions \\ \hline V_{DD} & Conditions \\ \hline System clock & - & On-chip RC oscillator \\ \hline System clock & - & Crystal oscillator \\ \hline System clock & - & External clock source \\ \hline System clock & - & External clock source \\ \hline LCD Clock & - & Crystal oscillator \\ \hline - & Crystal oscillator \\ \hline - & External clock source \\ \hline LCD Common Period & - & n: Number of COM \\ \hline Serial Data Clock (WR pin) & 3V \\ Serial Data Clock (RD pin) & 3V \\ \hline Sv & Duty cycle 50\% \\ \hline Tone Frequency & - & On-chip RC oscillator \\ \hline Serial Interface Reset Pulse \\ Width (Figure 3) & 3V \\ \hline WR,RD Input Pulse Width (Figure 1) & 3V \\ \hline St & Write mode \\ \hline Rise/Fall Time Serial Data \\ Clock Width (Figure 1) & - & - \\ \hline Clock Width (Figure 2) & & \\ \hline Hold Time for DATA to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline Clock Width (Figure 3) & & \\ \hline Hold Time for \overline{CS} to WR,RD - & - \\ \hline \hline Clock Width (Figure 3) & & \\ \hline \end{array}$	Test ConditionsMin.System clock-On-chip RC oscillator-System clock-Crystal oscillator-System clock-External clock source-System clock-External clock source-LCD Clock-Crystal oscillator-LCD Clock-Crystal oscillator-LCD Common Period-n: Number of COM-Serial Data Clock (WR pin)3VDuty cycle 50%4Serial Data Clock (RD pin)3VDuty cycle 50%-Tone Frequency-On-chip RC oscillator-Serial Interface Reset Pulse-CS-WiR, RD Input Pulse Width3VWrite mode3.34(Figure 1)Stup Time for DATA to WR, RDSetup Time for DATA to WR, RDClock Width (Figure 2)Hold Time for CS to WR, RDHold Time for CS to WR, RD <td< td=""><td>$\begin{tabular}{ c c c c c c } \hline Parameter & \hline Test Conditions & Min. & Typ. \\ \hline V_{Do} & Conditions & Min. & Typ. \\ \hline V_{Do} & Conditions & - 256 \\ \hline System clock & - & Crystal oscillator & - 32.768 \\ \hline System clock & - & External clock source & - 256 \\ \hline System clock & - & External clock source & - 256 \\ \hline UCD Clock & - & Crystal oscillator & - & f_{SYS}/1024 \\ - & Crystal oscillator & - & f_{SYS}/1024 \\ \hline UCD Clock & - & Crystal oscillator & - & f_{SYS}/1024 \\ \hline UCD Common Period & - & n: Number of COM & - & n/f_{LCD} \\ \hline Serial Data Clock (\overline{WR} pin) & \frac{3V}{5V} & Duty cycle 50\% & \frac{4}{4} & - \\ \hline Tone Frequency & - & On-chip RC oscillator & - & 2.0 or 4.0 \\ \hline Serial Interface Reset Pulse & - & \overline{CS} & - & 250 \\ \hline \overline{WR}, \overline{RD} Input Pulse Width (Figure 3) & \frac{3V}{5V} & Write mode & 3.34 & - \\ \hline Rise/Fall Time Serial Data Clock (\overline{WR}, RD & - & - & 120 \\ \hline Clock Width (Figure 1) & - & - & - & 120 \\ \hline Setup Time for DATA to \$WR, \overline{RD} & - & - & - & 120 \\ \hline Hold Time for CS to \$WR, \overline{RD} & - & - & - & 100 \\ \hline Hold Time for \$\overline{CS}\$ to \$WR, \overline{RD} & - & - & - & 100 \\ \hline Hold Time for \$\overline{CS}\$ to \$WR, \overline{RD} & - & - & - & 100 \\ \hline \end{array}$</td><td><math display="block">\begin{tabular}{ c c c c c c } \hline Parameter & \hline Test Conditions & Min. & Typ. & Max. \\ \hline V_{DD} & Conditions & Min. & Typ. & Max. \\ \hline System clock & - & On-chip RC oscillator & - & 256 & - \\ \hline System clock & - & Crystal oscillator & - & 32.768 & - \\ \hline System clock & - & External clock source & - & 256 & - \\ \hline & On-chip RC oscillator & - & f_{SYSJ}/1024 & - \\ \hline & Crystal oscillator & - & f_{SYSJ}/128 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/128 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & CD Clock & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Serial Data Clock (\overline{WR} pin) & \frac{3V}{5V} & Duty cycle 50\% & \frac{4}{4} & - & 150 \\ \hline Tone Frequency & - & On-chip RC oscillator & - & 2.0 or 4.0 & - \\ \hline & Serial Interface Reset Pulse & - & \hline & \overline{CS} & - & 250 & - \\ \hline & Wirt, RD Input Pulse Width (Figure 3) & \frac{3V}{5V} & Write mode & 3.34 & - & 125 \\ \hline & Read mode & 6.67 & - & - \\ \hline & Fread mode & 6.67 & - & - \\ \hline & Read mode & 3.34 & - & - \\ \hline & Read mode & 3.34 & - & - \\ \hline & Clock Width (Figure 1) & - & - & - & 120 & - \\ \hline & Clock Width (Figure 2) & - & - & - & 120 & - \\ \hline & Hold Time for DATA to \$WR, RD & - & - & - & 120 & - \\ \hline & Clock Width (Figure 3) & - & - & - & - \\ \hline & Hold Time for \overline{CS} to \$WR, RD & - & - & - & - & 100 & - \\ \hline & Hold Time for \overline{CS} to \$WR, RD & - & - & - & - & 100 & - \\ \hline & Hold Time for \overline{CS} to \$WR, RD & - & - & - & - & 100 & - \\ \hline & Hold Time for \overline{CS} to \$WR, RD & - & - & - & - & 100 & - \\ \hline & Hold Time for \overline{CS} to \$WR, RD & - & - & - & - & 100 & - \\ \hline & \hline & Hold Time for \overline{CS} to \$WR, RD & - & - & - & - & 100 & - \\ \hline & \hline & Hold Time for</math></td></td<>	$\begin{tabular}{ c c c c c c } \hline Parameter & \hline Test Conditions & Min. & Typ. \\ \hline V_{Do} & Conditions & Min. & Typ. \\ \hline V_{Do} & Conditions & - 256 \\ \hline System clock & - & Crystal oscillator & - 32.768 \\ \hline System clock & - & External clock source & - 256 \\ \hline System clock & - & External clock source & - 256 \\ \hline UCD Clock & - & Crystal oscillator & - & f_{SYS}/1024 \\ - & Crystal oscillator & - & f_{SYS}/1024 \\ \hline UCD Clock & - & Crystal oscillator & - & f_{SYS}/1024 \\ \hline UCD Common Period & - & n: Number of COM & - & n/f_{LCD} \\ \hline Serial Data Clock (\overline{WR} pin) & \frac{3V}{5V} & Duty cycle 50\% & \frac{4}{4} & - \\ \hline Tone Frequency & - & On-chip RC oscillator & - & 2.0 or 4.0 \\ \hline Serial Interface Reset Pulse & - & \overline{CS} & - & 250 \\ \hline \overline{WR}, \overline{RD} Input Pulse Width (Figure 3) & \frac{3V}{5V} & Write mode & 3.34 & - \\ \hline Rise/Fall Time Serial Data Clock (\overline{WR}, RD & - & - & 120 \\ \hline Clock Width (Figure 1) & - & - & - & 120 \\ \hline Setup Time for DATA to $WR, \overline{RD} & - & - & - & 120 \\ \hline Hold Time for CS to $WR, \overline{RD} & - & - & - & 100 \\ \hline Hold Time for \overline{CS} to $WR, \overline{RD} & - & - & - & 100 \\ \hline Hold Time for \overline{CS} to $WR, \overline{RD} & - & - & - & 100 \\ \hline \end{array}$	$\begin{tabular}{ c c c c c c } \hline Parameter & \hline Test Conditions & Min. & Typ. & Max. \\ \hline V_{DD} & Conditions & Min. & Typ. & Max. \\ \hline System clock & - & On-chip RC oscillator & - & 256 & - \\ \hline System clock & - & Crystal oscillator & - & 32.768 & - \\ \hline System clock & - & External clock source & - & 256 & - \\ \hline & On-chip RC oscillator & - & f_{SYSJ}/1024 & - \\ \hline & Crystal oscillator & - & f_{SYSJ}/128 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/128 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & CD Clock & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Crystal oscillator & - & f_{SYSJ}/124 & - \\ \hline & - & Serial Data Clock (\overline{WR} pin) & \frac{3V}{5V} & Duty cycle 50\% & \frac{4}{4} & - & 150 \\ \hline Tone Frequency & - & On-chip RC oscillator & - & 2.0 or 4.0 & - \\ \hline & Serial Interface Reset Pulse & - & \hline & \overline{CS} & - & 250 & - \\ \hline & Wirt, RD Input Pulse Width (Figure 3) & \frac{3V}{5V} & Write mode & 3.34 & - & 125 \\ \hline & Read mode & 6.67 & - & - \\ \hline & Fread mode & 6.67 & - & - \\ \hline & Read mode & 3.34 & - & - \\ \hline & Read mode & 3.34 & - & - \\ \hline & Clock Width (Figure 1) & - & - & - & 120 & - \\ \hline & Clock Width (Figure 2) & - & - & - & 120 & - \\ \hline & Hold Time for DATA to $WR, RD & - & - & - & 120 & - \\ \hline & Clock Width (Figure 3) & - & - & - & - \\ \hline & Hold Time for \overline{CS} to $WR, RD & - & - & - & - & 100 & - \\ \hline & Hold Time for \overline{CS} to $WR, RD & - & - & - & - & 100 & - \\ \hline & Hold Time for \overline{CS} to $WR, RD & - & - & - & - & 100 & - \\ \hline & Hold Time for \overline{CS} to $WR, RD & - & - & - & - & 100 & - \\ \hline & Hold Time for \overline{CS} to $WR, RD & - & - & - & - & 100 & - \\ \hline & \hline & Hold Time for \overline{CS} to $WR, RD & - & - & - & - & 100 & - \\ \hline & \hline & Hold Time for$	






Figure 2




Figure 3






Functional Description

Display Memory – RAM

The static display memory (RAM) is organized into 32x4 bits and stores the displayed data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE, and READ-MODIFY- WRITE commands. The following is a mapping from the RAM to the LCD pattern:



RAM Mapping

System Oscillator

The HT1621 system clock is used to generate the time base/Watchdog Timer (WDT) clock frequency, LCD driving clock, and tone frequency. The source of the clock may be from an on-chip RC oscillator (256kHz), a crystal oscillator (32.768kHZ), or an external 256kHz clock by the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LCD bias generator will turn off. That command is ,however, available only for the on-chip RC oscillator or for the crystal oscillator. Once the system clock stops, the LCD display will become blank, and the time base/WDT lose its function as well.

The LCD OFF command is used to turn the LCD bias generator off. After the LCD bias generator switches off by issuing the LCD OFF command, using the SYS DIS command reduces power consumption, serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor carry out the power down mode. The crystal oscillator option can be applied to connect an external frequency source of 32kHz to the OSCI pin. In this case, the system fails to enter the power down mode, similar to the case in the external 256kHz clock source operation. At the initial system power on, the HT1621 is at the SYS DIS state.


Time Base and Watchdog Timer (WDT)

The time base generator is comprised by an 8-stage count-up ripple counter and is designed to generate an accurate time base. The watch dog timer (WDT), on the other hand, is composed of an 8-stage time base generator along with a 2-stage count-up counter, and is designed to break the host controller or other subsystems from abnormal states such as unknown or unwanted jump, execution errors, etc. The WDT time-out will result in the setting of an internal WDT time-out flag. The outputs of the time base generator and of the WDT time-out flag can be connected to the \overline{IRQ} output by a command option. There are totally eight frequency sources available for the time base generator and the WDT clock. The frequency is calculated by the following equation.

$$f_{WDT} = \frac{32kHz}{2^n}$$


Where the value of n ranges from 0 to 7 by command options. The 32kHz in the above equation indicates that the source of the system frequency is derived from a crystal oscillator of 32.768kHz, an on-chip oscillator (256kHz), or an external frequency of 256KHz.

If an on-chip oscillator (256kHz) or an external 256kHz frequency is chosen as the source of the system frequency, the frequency source is by default prescaled to 32kHz by a 3-stage prescaler. Employing both the time base generator and the WDT related commands, one should be careful since the time base generator and WDT share the same 8-stage counter. For example, invoking the WDT DIS command disables the time base generator whereas executing the WDT EN command not only enables the time base generator but activates



System Oscillator Configuration





Timer and WDT Configurations

Tone Output

The WDT time-out flag output (connect the WDT time-out flag to the IRQ pin). After the TIMER EN command is transferred, the WDT is disconnected from the IRQ pin, and the output of the time base generator is connected to the IRQ pin. The WDT can be cleared by executing the CLR WDT command, and the contents of the time base generator is cleared by executing the CLR WDT or the CLR TIMER command. The CLR WDT or the CLR TIMER command should be executed prior to the WDT EN or the TIMER EN command respectively. Before executing the IRQ EN command the CLR WDT or CLR TIMER command should be executed first. The CLR TIMER command has to be executed before switching from the WDT mode to the time base mode. Once the WDT time-out occurs, the IRQ pin will stay at a logic low level until the CLR WDT or the IRQ DIS command is issued. After the IRQ output is disabled the IRQ pin will remain at the floating state. The IRQ output can be enabled or disabled by executing the IRQ EN or the IRQ DIS command, respectively. The IRQ EN makes the output of the time base generator or of the WDT time-out flag appear on the IRQ pin. The configuration of the time base generator along with the WDT are as shown. In the case of on-chip RC oscillator or crystal oscillator, the power down mode can reduce power consumption since the oscillator can be turned on or off by the corresponding system commands. At the power down mode the time base/WDT loses all its functions.

On the other hand if an external clock is selected as the source of system frequency the SYS DIS command turns out invalid and the power down mode fails to be carried out. That is, after the external clock source is selected, the HT1621 will continue working until system power fails or the external clock source is removed. After the system power on, the \overline{IRQ} will be disabled.

A simple tone generator is implemented in the HT1621.The tone generator can output a pair of differential driving signals on the BZ and $\overline{\text{BZ}}$, which are used to generate a single tone. By executing the TONE4K and TONE2K commands there are two tone frequency outputs selectable. The TONE4K and TONE2K commands set the tone frequency to 4kHz and 2kHz, respectively. The tone output can be turned on or off by invoking the TONE ON or the TONE OFF command. The tone outputs , namely BZ and $\overline{\text{BZ}}$, are a pair of differential driving outputs used to drive a piezo buzzer. Once the system is disabled or the tone output is inhibited, the BZ and the $\overline{\text{BZ}}$ outputs will remain at low level.

LCD Driver

The HT1621 is a 128 (32x4) pattern LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the HT1621 suitable for multiply LCD applications. The LCD driving clock is derived from the system clock. The value of the driving clock is always 256Hz even when it is at a 32.768kHz crystal oscillator frequency, an on-chip RC oscillator frequency, or an external frequency. The LCD corresponding commands are summarized in the table.

The bold form of 100, namely 100, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command, will be omitted. The LCD OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel related commands. Using the LCD related commands, the HT1621 can be compatible with most types of LCD panels.

Name	Command Code	Function	
LCD OFF	1000000010X	Turn off LCD outputs	
LCD ON	1000000011X	Turn on LCD outputs	
BIAS & COM	1000010abxcx	C=0:1/2 bias option C=1: 1/3 bias option ab=00:2 commons option ab=01:3 commons option ab=10:4 commons option	



Command Format

The HT1621 can be configured by the S/W setting . There are two mode commands to configure the HT1621 resources and to transfer the LCD display data. The configuration mode of the HT1621 is called command mode, and its command mode ID is 100. The command mode consists of a system configuration command, a system frequency selection command, a LCD configuration command, a tone frequency selection command, a timer/WDT setting command, and an operating command. The data mode, on READ. includes WRITE. the other hand. and READ-MODIFY-WRITE operations. The following are the data mode IDS and the command mode ID;

Operation	Mode	ID
Read	Data	110
Write	Data	101
Read-Modify-write	Data	101
Command	Command	100

The mode command should be issued before the data or command is transferred. If successive commands have been issued. The command mode ID, namely 100, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the \overline{CS} pin should be set to "1" and the previous operation mode will be reset also. Once the \overline{CS} pin returns to "0" a new operation mode ID should be issued first.

Interfacing

Only four lines are required to interface with the HT1621, the \overline{CS} line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the HT1621. If the \overline{CS} pin is set to 1, the data and command issued between the host controller and the HT1621 are first disabled and then initialized.


Timing Diagrams


Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the HT1621. The DATA line is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATA line. The RD line is the READ clock input Data in the RAM are clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the RD signal. The WR line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1621 on the rising edge of the $\mathbb{WR}\,$ signal. There is an optional $\ \mathsf{IRQ}\,$ line to be used as an interface between the host controller and the HT1621. The IRQ pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDT function by being connected with the IRQ pin of the HT1621.

Crystal Selection

A 32768Hz crystal can be directly connected to the HT1621 via OSCI and OSCO. In order to obtain the correct frequency, two additional load capacities (C1, C2) are needed. The value of the capacity depends on how accurate the crystal is. We suggest that you can follow the table. Which suggests the value of capacities. The table illustrations the suggestion value of capacities (C1, C2)


Crystal Error	Capacity Value		
±10ppm	0~10p		
10~20ppm	10~20p		








READ Mode (Successive Address Reading)





Read-Modify-Write Mode (Successive Address Accessing)




Note: It is recommended that the host controller should read in the data from the DATA line between the rising edge of the \overline{RD} line and the falling edge of the next \overline{RD} line.



Application Circuits

Host Controller with an HT1621 Display System



Note: The connection of \overline{IRQ} and \overline{RD} pin can be selected depending on the requirement of the MCU.

The voltage applied to $V_{LCD}\xspace$ pin must be lower than $V_{DD}.$

Adjust VR to fit LCD display, at V_{DD} = 5V, V_{LCD} = 4V, VR=15k Ω ± 20%.

Adjust R (external pull-high resistance) to fit user's time base clock.

In order to obtain the correct frequency, two additional load capacities (C1,C2) are needed. The value of the capacity depends on how accurate the crystal is. We suggest that you can follow the table, which suggests the value of capacities.

The table illustrations the suggestion value of capacities (C1,C2)

Crystal Error	Capacity Value
±10ppm	0~10p
10~20ppm	10~20p

Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	READ and WRITE to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD Bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD bias generator	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD bias generator	
TIMER DIS	100	0000-0100-X	С	Disable time base output	
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	





Name	ID	Command Code	D/C	Function	Def.
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
TONE ON	100	0000-1001-X	С	Turn on tone outputs	
CLR TIMER	100	0000-11XX-X	С	Clear the contents of time base generator	
CLR WDT	100	0000-111X-X	С	Clear the contents of WDT stage	
XTAL 32K	100	0001-01XX-X	С	System clock source, crystal oscillator	
RC 256K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT 256K	100	0001-11XX-X	С	System clock source, external clock source	
BIAS 1/2 BIAS 1/3	100	0010-abX0-X 0010-abX1-X	C	LCD 1/2 bias option ab=00:2 commons option ab=01:3 commons option ab=10:4 commons option LCD 1/3 bias option	
				ab=00:2 commons option ab=01:3 commons option ab=10:4 commons option	
TONE 4K	100	010X-XXXX-X	С	Tone frequency, 4kHz	
TONE 2K	100	011X-XXXX-X	С	Tone frequency, 2kHz	
IRQDIS	100	100X-0XXX-X	С	Disable IRQ output	Yes
IRQEN	100	010X-1XXX-X	С	Enable IRQ output	
F1	100	101X-X000-X	С	Time base/WDT clock output: 1Hz The WDT time-out flag after: 4s	
F2	100	101X-X001-X	С	Time base/WDT clock output: 2Hz The WDT time-out flag after: 2s	
F4	100	101X-X010-X	С	Time base/WDT clock output: 4Hz The WDT time-out flag after: 1s	
F8	100	101X-X011-X	С	Time base/WDT clock output: 8Hz The WDT time-out flag after: 1/2s	
F16	100	101X-X100-X	С	Time base/WDT clock output: 16Hz The WDT time-out flag after: 1/4s	
F32	100	101X-X101-X	С	Time base/WDT clock output: 32Hz The WDT time-out flag after: 1/8s	
F64	100	101X-X110-X	С	Time base/WDT clock output: 64Hz The WDT time-out flag after: 1/16s	
F128	100	101X-X111-X	С	Time base/WDT clock output: 128Hz The WDT time-out flag after: 1/32s	Yes
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: x: Don't care

A5~A0:RAM addresses

D3~D0: RAM data


D/C: Data/command mode

Def.: Power on reset default

All the bold forms, namely 110,101, and 100, are mode commands, of these, 100 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 256kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 256kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1621 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1621.



Package Information 48-pin SSOP (300mil) Outline Dimensions






Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
А	395	—	420
В	291	—	299
С	8	—	12
C'	613	—	637
D	85	—	99
E	—	25	—
F	4	—	10
G	25	—	35
Н	4	_	12
	0°	_	8°




48-pin LQFP (7x7) Outline Dimensions



Symbol	Dimensions in mil			
Symbol	Symbol Min. Nom.	Nom.	Max.	
A	8.90	-	9.10	
В	6.90	-	7.10	
С	8.90	—	9.10	
D	6.90	-	7.10	
E	_	0.50	_	
F	—	0.20	—	
G	1.35	-	1.45	
Н	—	-	1.60	
1	—	0.10	—	
J	0.45	_	0.75	
К	0.10	—	0.20	
	0°	—	7°	



44-pin LQFP (10x10) Outline Dimensions




Q44.10x10 (JEDEC MS-022AB ISSUE B) 44 LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE


	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	-	0.096	-	2.45	-
A1	0.004	0.010	0.10	0.25	-
A2	0.077	0.083	1.95	2.10	-
b	0.012	0.018	0.30	0.45	6
b1	0.012	0.016	0.30	0.40	-
D	0.515	0.524	13.08	13.32	3
D1	0.389	0.399	9.88	10.12	4, 5
E	0.516	0.523	13.10	13.30	3
E1	0.390	0.398	9.90	10.10	4, 5
L	0.026	0.029	0.65	0.75	-
Ν	44		44		7
е	0.032	BSC	0.80	BSC	-

Rev. 2 4/21



28-pin SKDIP (300mil) Outline Dimensions







Symbol	Dimensions in mil			
	Min.	Nom.	Max.	
А	1375	—	1395	
В	278	_	298	
С	125	_	135	
D	125	_	145	
E	16	—	20	
F	50	—	70	
G	—	100	—	
Н	295	_	315	
1	330	_	375	
	0°	_	15°	